Self-timed circuits using DCVSL semi-bundled delay wrappers by Brunvand, Erik L. & Yang, Jung-Lin
Proceedings of 2005 International Symposium on Intelligent Signal Processing and Communication Systems December 13-16, 2005 Hong Kong 
Self-Timed Circuits Using DCVSL Semi-Bundled Delay Wrappers 
Jung-Lin Yang and Erik Brunvand 
Institute of Electronic Engineering 
Southern Taiwan University of Technology, Tainan County 71005, Taiwan (R.O.C.) 
School of Computing 
University of Utah, Salt Lake City, UT 84112, USA 
jyang@mai1.stut.edu.tw and elb@cs.utah.edu 
ABSTRACT 
We present a technique for generating robust self-timed 
completion signals for general dynamic datapath circuits. 
The wrapper circuit is based on our previous domino 
semi-bundled delay (SBD) circuits, but uses DCVSL 
circuits in the wrapper for higher performance. We 
describe the basic SBD-DCVSL building blocks in the 
template with respect to their circuit structures and 
operational behavior. These DCVSL SBD circuits show 
better performance, exhibit reduced overhead, and require 
reduced operating margins for the matched delay 
compared with the domino version. The DCVSL wrapper 
can also identify a class of delay faults in the data path. 
1. INTRODUCTION 
There have been many publications describing different 
styles of asynchronous controller circuits and the design 
synthesis tools used to generate them [1], [2], [3], [4]. 
Some researchers have argued strongly that these 
controller synthesis tools can also be used for datapath 
circuits [5]. However, the requirements for the design of 
the asynchronous controllers and for self-timed functional 
blocks are quite different. A tool that is suitable for a 
controller may not be efficient for datapath circuitry. Also, 
controller synthesis tools generally have limits on the size 
and complexity of their target circuits that limits their 
usefulness when building practical datapath circuits [6]. 
One area where datapath circuits differ substantially 
from self-timed control circuits is in their hazard behavior. 
Control signals in a self-timed system must be hazard-free 
at all times so that glitches won't be interpreted as 
controlling signals. Functional blocks typically are 
allowed to be hazardous while they are settling to their 
final result. Removing all hazards in the datapath circuits 
by using controller synthesis tools would result in 
significant overhead. 
2. BACKGROUND 
Self-timed components are defined as circuits that 
generate their own completion signals. In general, self-
timed datapath components generate a completion signal 
in one of two ways: using a matched bundling delay, or 
using a multiple-wires-per-bit scheme that allows the data 
itself to encode completion. 
A matched bundling delay of a self-timed function 
block is just a separate delay circuit that models the time a 
function takes to produce its outputs [7]. The challenge in 
this approach is to build a delay that will not only model 
the delay of the function but will also track the delay 
difference caused by temperature and supply voltage 
variations. Simple bundling data circuits can be made 
using inverter chains with a predicted safety margin. 
Another design alteruative is to use multiple bundled 
delays and to determine on-the-fly which delay is the best 
match given the specific inputs [8], [9]. 
Dual-rail signaling is the most common practice for 
multiple-wires-per-bit encoding schemes [10]. In dual-rail 
signaling, control of each bit is encoded by two separate 
wires. The major drawbacks of dual-rail circuits include 
the increased number of wires, the necessity of designing 
new datapath circuits that use a multiple-wire protocol 
instead of using standard datapath library circuits, and the 
time required to detect completion on all bits of a large 
data bundle. These circuits are robust and reliable but 
slower and consume more power than an equivalent 
bundled circuit. 
3. SELF -TIMED WRAPPER 
Our self-timed wrappers allow dynamic circuits to be used 
in a self-timed environment where completion signals 
must be generated. We take advantage of two properties 
of the dynamic circuits. First, they have a reset phase 
where all outputs are reset to a known value (typically a 
precharge phase). Secondly, the output transitions from 
the reset state are monotonic. Based on these properties 
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our wrappers can monitor the output signals by detecting 
the completion of the function when a transition occurs. If 
no output transition is seen, or the permitted time period 
for the bundling delay has expired, then we can assume 
that no transition will take place and the logic has reached 












Figure 1. SBD-DCVSL Self-timed Wrapper 
2.1 SBD-DCVSL Implementation 
The SBD wrapper circuit consists of four major sub-
blocks (Figure 1). They are DCVSL completion detection 
(DCD), asymmetric delay-line (ADL), differential latch 
(DL), and acknowledge generator (AG). Each block in the 
wrapper performs similar tasks to its corresponding block 
in the SBD-Domino wrapper [12], except that no 
precharge controller is needed for the wrapper, and the 
differential latch is more like a 6-transistor RAM cell 
rather than a complicated edge-triggered D-FF. Thus, the 
SBD-DCVSL is much smaller than its SBD-Domino 
counterpart in terms of transistor count. 
There is also an internal protocol difference. The data 
precharge is started when the REQt arrives, so this 
precharging operation is no longer in parallel with the 
handshaking overhead. In return, however, we gain a 
delay fault recovery technique that allows flexibility in the 
safety margin added to the matched delay line. 
2.1.1 Asymmetric Delay-Line (ADL) 
The ADL block function is to postpone the rising edge of 
the request signal for the matched (worst-case) delay of 
the functional block. The ideal ADL should propagate the 
falling edge to its output (REQDelay) without any additional 
delays. Thus, a simple inverter chain is not suitable. The 
ADL block is implemented using a delay element 
described in [12]. The REQi will be delayed for the 
elapsed time of the matched delay(s), but the REQt is 
propagated to the REQDelay immediately. 
The REQDelay acts the same way as in the domino 
wrapper [12]: it models the worst-case delay of all 
possible input combinations. If the evaluation rail of the 
DCVSL circuit does not change when the REQDelay i 
arrives, the wrapper will assume the evaluated output is 
the complemented value of the evaluation rail. We can see 
how this works when we introduce the DCD block in the 
later section. 
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Figure 2. DCVSL Completion Detection CDCD) 
2.1.2 DCVSL Completion Detection (DCD) 
The DCD block (Figure 2) is a modified DCVSL template 
strncture. When the REQi arrives, both the T and the F 
outputs are pulled high, and the DCVSL gate holds its 
result until the next evaluation result is ready. As in all 
DCVSL circuits, the transistors N4, Pi, P2, P3, and P4 
are used to control pre charging and evaluating phases. We 
add Ni as a sensor transistor to evaluate the result from 
the dynamic functional block. The N2 transistor is the 
same as Ni, except it turns on by the delayed REQ signal 
(REQDelay j). For the evaluation rail, when Ni is on it 
means that we have an early completed result. For the 
worst-case matched delay rail N2 will be on when the 
delay expires. Thus, we may abort the functional block 
when the evaluated rail detects early completion. N3 is 
connected to F so it can ignore the worst-case assumption 
when the true early completion takes place. 
Two other notes on the DCD block are: Nl can be 
replaced with the last stage of the functional block 
regardless of whether the wrapper structure is connected 
or not, and this DCD design provides a technique to 
monitor delay faults. If the matched delay time is not long 
enough, the output T will generate a short pulse during the 
evaluation period (REQ=high). This property is used for 
designing simple delay fault self-testing circuitry. 
2.1.3 Differential Latch (DL) 
The differential latch (DL) is implemented as a 6-
transistor RAM cell and acts as a SR flip flop. The DL 
block accepts three input combinations. When both the T 
and Fare precharged to high, the DL holds its current 
value. When either T or F has fallen, the back-to-back 
inverter pair may set or reset the stored value. The T and F 
cannot be pulled down at the same time; otherwise the 
latch is unpredictable in the stored values. In our DCVSL 
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Figure 3. Acknowledge Generator (AG) 
2.1.4 Acknowledge Generator (AG) 
The last stage of our SBD-DCVSL wrapper is the 
acknowledge generator (AG) as shown in Figure 3. After 
REQt arrives, both the T and F are pulled up, and the 
REQ' and the REQDelay' goes high at the same time. 
ACKj will then arrive after two inverter delays. The 
inverters are used to match the DL's setup/hold time and 
as a buffer to the ACK output. The REQ' is uesd to lock 
the pull down network during the evaluation phase. The 
REQDela/ is used to extend the ACK=high period to make 
sure all functional blocks have sufficient precharge time. 
When the environment sees ACKj, it means that the result 
is latched at the DL block. Then, ACKt signals that the 
SBD component is ready for the next request. 
3. RESULT AND ANALYSIS 
The proposed DCVSL SDB wrapper template has a 
number of advantages over the described SBD domino 
circuits in the previous section [12], which includes better 
delay characteristics for reduction of internal handshaking 
overhead over the same input pattern, better average 
evaluation delay for bundled data strncture, timing 
constraint for obtaining shortest elapsed time between 
subsequent requests, and the ability to sense a type of 
delay faults. In addition, the template is useful for general 
DCVSL circuits by leveraging the advantages of using 
just one rail of the normally dual-rail DCVSL. 
3.1 Internal Handshaking Overhead 
The proposed circuit architecture is shown in Figure 2. 
This architecture has a very small reaction delay in the 
DCD block. The SPICE simulation shows only about 
120ps ~ 160ps for Dinj triggering Tt under the TSMC 
O.2Sum/2.SV technology (see Table 1). And, the 
REQDelay j to Ft overhead can be overlapped with the 
safety margin of the matched delay line. In comparison 
with SBD-Domino wrappers whose reaction delay time is 
between 4S0ps ~ SOOps by using the same technology. 
And the data shows that our new design suffers much less 
internal handshaking delay. However, the SBD-Domino 
wrapper does initiate precharge cycle immediately after 
the functional block's result has been latched. 
TABLE 1. COMPARESION OF TRADITIONAL BUNDLED DATA 
WITH OUR SBD WRAPPERS 
Internal Average Evaluation Power 
Handshaking Additional Pre-oharge Cycle Time Delay (Wrapper) 
Traditional N/A T", Equalion(l) N/A 
SBJ}.Dornino 450ps - 500ps T", - max(300ps,ACK t - >REQ I ) Equalion(2) - 80 uw 
SBJ}.DCVSL 120ps - 160ps T", :£Eql1Rlion(2) - 60 uw 
Tp._: minimum prc-chmgc cycle lIiJJe 
We use the same extensible self-timed adder design 
in [12] for evaluating the performance gain provided by 
our latest SBD wrapper. Simulation result confirms that 
the reduced handshaking overhead of the SBD-DCVSL 
helps improve the ADD3 (1220ps ~ 1360ps, 2S% 
improvement) and INC3 (760ps ~ 13S0ps, 10% 
improvement) modules. 
3.2 Average Evaluation Delay 
Equation (1) is the average delay when the bundling 
matched delay and dynamic functional blocks are used. 
This simple bundled data structure has to match the worst-
case transition time with a reasonable safety margin. 
There is no data dependence under such simple structure, 
therefore, the average evaluation delay equals the worst-
case delay. 
T we = max( TO-->I) + Tsafety (1) 
T SBD=PO-1X[ avg( TO-I)+Twrapper]+(1-Po-I)xT we (2) 
Equation (2) is applicable for both SBD-Domino and 
SBD-DCVSL self-timed wrappers. The idea of the 
technique proposed is to replace one of the two rails with 
our wrapper and delay line. Thus, we have to separate the 
delay analysis into two parts. First, when the precharged 
output of the functional block has dissipated, the average 
evaluation delay equals its evaluate-to-discharge average 
case delay. If the value of the output is the same as the 
precharged output, the average evaluation delay is the 
same formula as the conventional bundled data structure. 
The distributions of these two delay factors determine the 
choice of using on-set or off-set Boolean equations to 
implement the dynamic functional blocks. Actually, 
equation (2) is a little pessimistic with respect to the SBD-
DCVSL wrapper as will be seen in section 3.4. 
3.3 Timing Constraint 
The DCVSL wrapper uses the REQ signal as the 
precharge/evaluation signal for the datapath without any 
additional circuits except some driving buffers. This 
makes the SBD-DCVSL wrapper simpler than the SBD-
Domino wrapper. However, we need to consider timing 
constraints for the SBD-DCVSL wrapper and the external 
controller. For a slow environment, both the wrapper and 
controller need no timing constraint at all. The "slow" 
implies that no separation period between two subsequent 
request times is less than the minimal precharging time. If 
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we do not know such timing information, we have to 
delay the ACKt to precharge both the function block and 
the wrapper itself. 
82.400n5 82.800 ns Time 83.200 ns 83.500 ns 84.000 ns 
Figure 4. 500ps Delay Fault Recovery Waveform 
3.4 Delay Fault Recovery 
Finally, the N3 transistor of the DCD block enables a 
simple delay fault detector that reports a delay fault when 
the delay line fails to meet the worst-case scenario. 
For a rapid data consumer, such as FIFO, this 
behavior can signal the environment as to the validity of 
the data. For a controller-based asynchronous 
environment, the reaction time between 0 to lns, a fault 
can be safely recovered. Figure 4 shows a SOOps delay 
fault recovery situation. As we observe from the 
waveform, the output is corrected by the late arriving 
evaluated result at almost the same time as the 
acknowledgement signal rises. We can conclude that as 
long as the environment reacts to the ACK i at more than 
1 F04 delay, the data is already stabilized at the correct 
value. This delay can be included in the safety margin of 
our matched delay. 
3.5 Single-Rail General DCVSL 
Both DCD and ADL blocks are needed when our wrapper 
is used as a generic single-rail DCVSL template. With 
sufficiently long matched delays, the whole circuit 
behaves exactly like a DCVSL circuit. In most circuits, 
the functional blocks are much larger than the matched 
delay so using the matched delay for one rail of the 
DCVSL saves power and area. The trade-off is slightly 
reduced performance. However, if we take the reduced 
input load into account for overall input-to-output delay, 
the decrease in speed will be largely compensated for by 
the "single-rail" structure. Furthermore, the average 
power used by the wrapper is around 60uw ~ 80uw (Table 
l). Thus, low-power consumption is also an expected 
outcome. 
4. CONCLUSION 
A new self-timed SBD DCVSL wrapper is described for 
adding self-timing to datapath circuits in various dynamic 
logic families. This wrapper implementation makes high-
performance dynamic functional blocks accessible in a 
self-timed system. The wrapper presents a standard self-
timed REQI ACK protocol at its interface and implements 
precharge/evaluate sequencing, variable-time completion 
detection, and possible output latching recognition for the 
dynamic function blocks. In this enhanced wrapper design, 
we do not merely simplify the wrapper to improve 
handshaking overhead but also include a delay fault 
recovery feature to allow flexibility in adding safety 
margin to the delay line. The proposed new structure also 
exhibits low power consumption in the completion 
detection circuitry and the asymmetric delay components. 
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